

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
20 December 2001 (20.12.2001)

PCT

(10) International Publication Number
WO 01/97475 A1

(51) International Patent Classification⁷: H04L 25/03,
H04N 5/21

(74) Agent: GROENENDAAL, Antonius, W., M.; Interna-
tionaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656
AA Eindhoven (NL).

(21) International Application Number: PCT/EP01/05804

(81) Designated States (*national*): CN, JP, KR.

(22) International Filing Date: 21 May 2001 (21.05.2001)

(84) Designated States (*regional*): European patent (AT, BE,
CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,
NL, PT, SE, TR).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/591,870 12 June 2000 (12.06.2000) US

Published:


- with international search report
- before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of
amendments
- entirely in electronic form (except for this front page) and
available upon request from the International Bureau

(71) Applicant: KONINKLIJKE PHILIPS ELECTRON-
ICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA
Eindhoven (NL).

(72) Inventor: WITTIG, Karl; Prof. Holstlaan 6, NL-5656
AA Eindhoven (NL).

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: CHANNEL EQUALIZER



(57) Abstract: An adaptive channel equalizer with adaptive coefficients for compensating for long delays multipaths and distortions. A training sequence is periodically sent over the channel and the adaptive coefficients of the equalizer are periodically updated from the equalization of the transmitted training sequence. The equalization of the training sequence is performed separately and in parallel to the equalization of the remaining transmitted data by the equalizer.

WO 01/97475 A1

Channel Equalizer

The invention relates to a method of processing subsequent sets of data, each respective one of the sets comprising a respective data sequence, and at least a first one of the sets comprising a training sequence.

It also relates to a corresponding data processing device for carrying out such a
5 method.

The invention is relevant to the processing of digitally encoded audio and video data that is distorted during transmission over a communication channel.

10 Digital video or audio data transmitted over a communication channel, from a sender to a receiver, is subjected to distortion and multipath errors. At the receiver, compensation of these effects can be achieved through properly filtering the received corrupted data before creating output data therefrom.

In a "trained mode" process, the transmitted data comprises a training
15 sequence, which is transmitted, on the sender side as a part of the data. On the receiver side, the received data is distorted and the received training sequence is also distorted. The received training sequence is processed and results in an output training sequence. The processing is performed so that distortions are partly removed in the output training sequence and so that the training sequence after processing emulates the training sequence as originally
20 transmitted. One skilled in the art can then reduce channel distortions of the received data by processing the received data using the process of the received training sequence.

Such a process is often called an equalization. In a "trained equalization", the result of the equalization of the training sequence is used for the equalization of the received data.

25 The Advanced Television Systems Committee (ATSC) provides standards for digital High Definition Television (HDTV). The ATSC document A53 of September, 16th 1995 describes an approved standard for digital television and the ATSC document A54 of October, 4th 1995 gives indications on the use of this standard. The standard specifies specific training sequences that are incorporated in video signals transmitted over a terrestrial

broadcast, cable or satellite channel. The ATSC document A54 discloses a method for adapting an equalizer's filter response to adequately compensate for channel distortions. In this known method, when the equalizer is first started, the equalizer's coefficients are usually not set to adequately compensate for the channel distortions. In order to force convergence of the equalizer coefficients, a known original training sequence is transmitted. An error signal is formed by subtracting a locally generated copy of the training sequence from the output of the adaptive equalizer. The coefficients are set so as to minimize the error signal and, after adaptation of the equalizer with the training signal, the equalizer is then used for filtering of the video signal.

10

It is an object of the invention to provide an efficient method of reducing distortions from a data signal. Another object of the invention is to provide a low-cost implementation of a device that carries out such a method.

15 To this end, the invention provides a method of processing subsequent sets of data, each respective one of the sets comprising a respective data sequence, and at least a first one of the sets also comprising a training sequence, the method comprising:

- filtering the data sequence of the first set using a filter having adjustable filtering coefficients;
- 20 • while filtering the data sequence, processing the training sequence for deriving an optimum value for a specific one of the filtering coefficients;
- replacing a previous value of the specific filtering coefficient with the derived optimum value before filtering of another sequence of data.

In a method of the invention, the training sequence of the first set is used as a basis for the derivation of the optimum value of the specific coefficient that is used for the filtering of a next data sequence. In a method disclosed in the background art section, the derived optimum value of the specific coefficient is used for the filtering of the data sequence of the same set as to which the training sequence belongs. The training sequence is filtered and subsequently, the data sequence is in turn filtered. In contradistinction with a known method, in a method of the invention processing of a training sequence is carried out while filtering a data sequence. An advantage of the invention is that a greater length of time is available for the processing of the training sequence compared to a known method, wherein the training sequence is processed while the training sequence is actually being received.

30

Therefore, in a method of the invention, more time is allowed for the derivation of optimum values of the filtering coefficients.

The invention also relates to a device for processing subsequent sets of data, each respective one of the sets comprising respective transmitted data, and at least a first one of the sets also comprising a training sequence, the processing device comprising:

- a filtering circuit having adjustable filtering coefficients for filtering the transmitted data of the first set;
- an updating circuit operative to derive an optimum value of at least one of the filtering coefficients by processing the training sequence, while filtering the transmitted data, and operative to replace a previous value of the filtering coefficient with the derived optimum value before filtering of the transmitted data of another one of the sets.

A device of the invention comprises the updating circuit for updating at least the specific filter coefficient while the filter is filtering a data sequence. In a known device, the equalizer is first only dedicated to the processing of the training sequence for adjusting coefficients so that an adequate equalization is performed. Then the device is dedicated to the processing of the data sequence, during which the coefficients obtained from the process of the training sequence are maintained. Specific hardware is associated with each coefficient to create updates of the coefficients during the equalization of the training sequence. An implementation of such an equalizer is relatively complex. In a device of the invention, the updating circuit is dedicated to the update of any of the coefficients. An advantage of a device of the invention is therefore to allow a reduced chip area implementation.

In the ATSC standard, the transmitted data "frame" constitutes of two fields, each of which consists of 313 "segments". Each segment in turn consists of 832 data symbols, of which a are used as a periodic synchronization pattern. Of these 313 segments, 312 are used to transmit actual MPEG-2 coded data, and the remaining segment is used to transmit the 700-bit training sequence. Consequently, less than 0.3% of the transmitted data is used for the equalizer training sequence. In so-called "trained" equalization modes, adaptation of the equalizer is performed only for the training sequence. This means that, if the training sequence is "captured" in storage memory and processed independently of the remaining transmitted data, as done in the invention, much more time is available to process the training sequence. Thus, a longer time is available to determine the equalizer configuration that best compensates for the channel distortions than if the adaptation were performed in real-time during the actual arrival of the training sequence.

The invention is therefore relevant to digital transmission systems in which static distortions and multipaths constitute most of the channel impairments. Under these circumstances, the adaptation functions of the equalizer can be implemented using a much simpler architecture than is found in conventional equalizers. This is because the training sequence is a small percentage of the transmitted data and because the static channel characteristics change by at most a very small amount in the interval between training periods. This allows the required computations to be performed over this larger interval, thereby using much less hardware than would otherwise be needed.

The invention is explained in further detail, by way of example, and with reference to the accompanying drawing, wherein:

Fig. 1 is a block diagram of a device of the invention;

Fig. 2 is a flowchart of a method of processing of the invention;

Fig. 3 is a diagram of a functional embodiment of a device of the invention;

Fig. 4 is a diagram of a functional embodiment of a coefficient updating circuit of the invention;

Fig. 5 is a diagram of a functional embodiment of a coefficient updating circuit of the invention;

Fig. 6 is a diagram of a functional embodiment of a device of the invention;

and

Fig. 7 is a functional embodiment of a device of the invention.

A data processing device 10 of the invention is given in Fig. 1. The device 10 receives subsequent sets $S_1, S_2, \dots, S_i, \dots$ of data and creates an output signal S_{out} . The sets S_i are possibly transmitted from a sender or a base station to a receiver over a communication channel, such as for example, terrestrial broadcast, cable or satellite channel. The device 10 may be part of such a receiver. The sets S_i are subjected to distortions when the characteristics of the communication channel vary. Channel distortion is of a static form when the characteristics of the channel are time-invariant. Channel distortion is of a quasi-static form when the characteristics of the channel are slowly varying and the channel distortion is of a dynamic form when the characteristics of the channel are rapidly varying.

For example, in terrestrial broadcast transmission, both static and dynamic distortions are typically present.

A respective received set S_i comprises a respective data sequence D_i and possibly a respective training sequence T_i . Preferably, the training sequence T_i constitutes a very small percentage of the transmitted set of data S_i . In this embodiment of the invention, a set S_1 comprises a training sequence T_1 , followed by a data sequence D_1 . A set S_2 comprises a training sequence T_2 , followed by a data sequence D_2 . The sets S_1 and S_2 may be parts of a data stream that has been partitioned in successive sets of data. The sets may be of same or different lengths.

10 The device 10 comprises a filter 100 having a number of m adjustable coefficients C_1, \dots, C_m , whose values at discrete time t are $C_1(t), \dots, C_m(t)$.

 The device 10 further comprises a coefficient updating circuit 200 for adjusting at least one of the coefficients C_1, \dots, C_m . The circuit 200 updates a given coefficient C_k from an equalization of a received training sequence T_i as explained
15 hereinafter.

 The device 10 receives the set S_1 composed of the training sequence T_1 and the subsequent data sequence D_1 . First, the training sequence T_i is supplied to the circuit 100 and to the circuit 200. The filter 100 filters the training sequence T_i . The circuit 200, when receiving the training sequence T_i , stores the sequence T_i in an internal memory. The data
20 sequence D_i is then supplied to the filter 100. While the filter 100 is filtering the data sequence D_1 , the circuit 200 processes the training sequence T_1 for deriving an optimum value for at least a specific one of the coefficients C_k . The circuit 200 equalizes the training sequence T_1 . When the optimum value is derived and when the filtering of the data sequence D_1 is terminated, the derived optimum value is supplied by the circuit 200 to the filter 100
25 and the coefficient C_k is updated with the derived optimum value. The next set S_2 is then supplied to the filter 100 that filters the training sequence T_2 and the data sequence D_2 using the updated coefficient C_k .

 Fig. 2 is a flowchart of a method of processing of the invention. A step 1 consists of filtering a received data sequence. A step 2 consists of deriving an optimum value
30 for at least a specific one of the coefficients using a received training sequence that was transmitted in association with the data sequence that is currently being filtered. In a method of the invention, step 1 and step 2 overlap in time. Preferably, the time it takes to complete step 2 is shorter than a transmission period between two successive training sequences. Furthermore, since a training sequence is only a small part of the transmitted data,

completing step 2 takes a shorter time than completing step 1. A next step 3 consists of updating at least the value of the specific coefficient with the optimum value derived in step 2. Once the update of the coefficients is performed, filtering of a new data sequence may be started.

5 A data sequence and a training sequence are each composed of successive digital data. In the following paragraphs, the expression "a value of the sequence" refers to "a value of a digital data of the sequence".

Fig. 3 is a diagram of a first functional embodiment of a device 10. The device 10 of the invention comprises the filtering circuit 100 and the coefficient updating circuit 100 200. The device 10 receives the successive sets S_i and creates the output signal S_{out} .

In this first embodiment, the filter 100 comprises a number of m tap cells $TAP_1, TAP_2, \dots, TAP_m$. Each respective cell TAP_k is associated with a respective coefficient C_k . Each respective cell TAP_k comprises a respective data register $REGD_k$ for storing a value of a data of the data sequence D_i currently associated with the coefficient C_k . Each 15 respective cell TAP_k also comprises a respective coefficient register $REGC_k$ for storing a current value of the coefficient C_k . Each respective cell TAP_k comprises a respective multiplier M_k .

The training sequence T_i has been previously filtered by the circuit 100 and the training sequence has been stored in an internal memory of the circuit 200. The training 20 sequence T_i is composed of N successive data having values $T_i(1), T_i(2), \dots, T_i(N)$.

When receiving a data sequence D_i , the filter 100 receives, at a moment in time t , a value $D_i(t)$ of the data sequence D_i . The digital data sequence D_i is transmitted to the filter 100 and the values of the data sequence D_i are stored in the cells of the filter 100 as follows. At a time t , the value $D_i(t)$ is received by the filter 100 and stored in the register 25 $REGD_1$ of a first filter cell. At a next time $t+1$, the value $D_i(t)$ is transferred from the register $REGD_1$ to the register $REGD_2$ of the second filter cell. Simultaneously, a next value $D_i(t+1)$ is received by the filter 100 and stored in the register $REGD_1$ of the first cell. At a next time $t+2$, the value $D_i(t)$ is transferred from the register $REGD_2$ to the register $REGD_3$ of the third filter cell, the value $D_i(t+1)$ is transferred from the register $REGD_1$ in the first cell to the 30 register $REGD_2$ of the second cell. At the same time, a next value $D_i(t+2)$ is received by the filter 100 and stored in the register $REGD_1$, and so on.

At a given time t , in each cell TAP_k , the multiplier M_k receives the value of the coefficient C_k stored in the register $REGC_k$ and the value of the data stored in the register $REGD_k$. Each multiplier M_k calculates a product of the two received values and provides

this product to an adder 150. The adder 150 calculates a sum of all the products received from the multipliers M_1, \dots, M_m . The resulting sum is the value $S_{out}(t)$ of the output signal S_{out} at the time t .

The circuit 200 of Fig. 3 comprises a coefficient memory 201 for storing
5 values of the filter coefficients C_1, \dots, C_m . The circuit 200 also comprises a data memory 202 for storing the values $T_i(1), \dots, T_i(N)$ of the received training sequence T_i . An original training sequence, which is the version originally sent by the transmitter of the training sequence, is known in advance by the unit 200. The original training sequence is stored in a training sequence memory 203. The unit 200 further comprises a digital signal processing
10 unit DSP for processing the received training sequence T_i and deriving an optimum value for a specific one C_k of the filtering coefficients.

In this first embodiment of the invention, the unit DSP performs an equalization of the training sequence T_i . The equalization of the sequence T_i comprises filtering the sequence T_i by means of the DSP unit using the values of the coefficients
15 C_1, \dots, C_m stored in the memory 201. During the filtering of the sequence T_i by the DSP unit, the values of the coefficients C_1, \dots, C_m stored in the memory 201 are repeatedly adjusted by the DSP unit so that the received training sequence T_i after equalization emulates the original training sequence stored in the memory 203. The optimum value of the coefficient C_k is the adjusted value of the coefficient C_k that can be retrieved from the memory 201 at the end of
20 the equalization process.

Fig. 4 is a diagram of a second functional embodiment of a coefficient updating circuit 200. In this second embodiment, the circuit 200 comprises the memory 201, the memory 202, the memory 203. The circuit 200 further comprises a multiplier 207, an adder 208, a multiplier 211, a multiplexer 209, a multiplexer 210, a register 204, a register
25 205 and an error calculator 206.

The circuit 200 filters the sequence T_i stored in the memory 202 using values of the coefficients C_1, \dots, C_m stored in the memory 201 and creates a filtered training sequence FT_i therefrom. During filtering of the sequence T_i , the coefficients C_1, \dots, C_m in the memory 201 are repeatedly updated, as will be explained hereinafter, so that the filtered
30 training sequence FT_i emulates the original training sequence stored in the memory 203.

A value of the sequence FT_i is calculated as a sum of products of a value of each respective coefficient C_k with a respective value $T_i(k)$ of the training sequence T_i , as follows. Each product is calculated by the multiplier 207. The multiplier 207 receives the current value of a given coefficient C_k from the memory 201 through the multiplexer 209. A

value of a parameter K is internally set so that the multiplexer 209 either provides the multiplier 207 with a value of a coefficient stored in the memory 201 or provides the multiplier 207 with a value stored in the register 205. The value of the parameter K can alternately take two different values and each value respectively results in one of the two possible configurations of the multiplexer 209. Similarly, regarding the value of the parameter K , the multiplexer 210 either provides the adder 208 with a value stored in the register 204 or provides the adder 208 with a value of a coefficient stored in memory 201. During calculation of a value of the sequence FT_i , the parameter K is set so that the multiplexer 209 provides the multiplier 207 with a value of a coefficient stored in the memory 201 and so that the multiplexer 210 provides the adder 208 with the value stored in the register 204. The multiplier 207 also receives the value $T_i(k)$ from the memory 202. The resulting product is transmitted to the adder 208 through the multiplier 211. During the calculation of a value of the sequence FT_i , the multiplier 211 has no effect on a product provided by the multiplier 207. The adder 208 adds the derived product to a value stored in the register 204 and received through the multiplexer 210. The result of this addition is stored in the register 204 and replaces the value previously stored in the register 204. At the beginning of the calculation of the value of the signal FT_i , a null value is stored in the register 204. These calculations are done for all the coefficients C_1, \dots, C_m and when all the products of each respective coefficient C_1, \dots, C_m and a respective value of the training sequence T_i have been derived and summed, the temporary value stored in the register 204 is the value of the sequence FT_i .

For example, in the calculation of a first value of the sequence FT_i , a given coefficient C_j is multiplied by a value $T_i(j)$ of the sequence T_i . Then, in the next calculation of a value of the sequence FT_i , the coefficient C_j is multiplied by the value $T_i(j+1)$ of the sequence T_i .

The value of the sequence FT_i is then supplied to the error calculator 206. The calculator 206 derives an error signal E from the filtered training sequence FT_i and the original training sequence stored in the memory 203. In this second embodiment of the invention, a value of the error signal E is derived as a difference between a value of the original training sequence stored in the memory 203 and the derived value of the sequence FT_i . The value of the error signal E is then stored in the register 205.

A common algorithm for updating a coefficient is the Least Mean Square (LMS) algorithm which aims at minimizing the error signal E . According to the LMS

algorithm, a coefficient C_k is updated with an updating amount derived as a product of a value of the training sequence T_i , a value of the error signal E and a step gain parameter μ .

During the update of the coefficient C_k , the parameter K is set so that the multiplexer 209 provides the multiplier 207 with the value of the error signal E stored in the register 205 and so that the multiplexer 210 provides the adder 208 with the current value of the coefficient C_k stored in the memory 201. The multiplier 207 also receives a value of the sequence T_i stored in the memory 202. In this embodiment, the multiplier 207 receives the value of the sequence T_i that was multiplied by C_k in the calculation of the value of the sequence FT_i . The multiplier 207 performs a product of the two received values and supplies the resulting product to the multiplier 211 for deriving the updating amount. The multiplier 211 multiplies the received product by the step gain parameter μ , which has generally a small value. In a preferred embodiment, the step gain μ is of the form $(1/2)^n$ with n being a positive integer and the multiplier 211 can therefore comprise a barrel shifter. The value of the coefficient C_k currently stored in the memory 201 is, then, supplied through the multiplexer 210 to the adder 208. The adder 208 also receives the updating amount from the multiplier 211. The adder 208 derives an adjusted value of the coefficient C_k by adding the updating amount to the current value of the coefficient C_k . The adjusted value is then loaded in the memory 201 for replacing the current value of the coefficient C_k .

Thus, the multiplier 207, the multiplexers 209 and 210 and the adder 208 are used alternately for the derivation of a value of the filtered training sequence FT_i and for the update of at least one coefficient C_k , therefore allowing an efficient use of the process resources.

In a preferred embodiment, when a value of the filtered training sequence FT_i is derived and as a consequence when a value of the error signal E is derived, the coefficients C_1, \dots, C_m are all updated one by one, before calculation of another value of the sequence FT_i and of another value of the error signal E .

Fig. 5 is a diagram of a third functional embodiment of an updating circuit 200. In this embodiment, the circuit 200 comprises the multiplier 207, the adder 208, the register 204, the error calculator 206, the register 205 and the multiplier 211. The circuit 200 further comprises a delay cell 212, a multiplier 213 and an adder 214. The multiplier 207, the adder 208 and the register 204 allow the derivation of a value of the filtered training sequence FT_i as explained in a previous paragraph. The error calculator 206 derives a value of the error signal E , which is stored in the register 205. The delay cell 212, the multiplier 213, the multiplier 211 and the adder 214 allow the derivation of the updating amount for the

derivation of the coefficient C_k . This derivation of the updating amount is done in parallel to the derivation of the value of the filtered training sequence FT_i . The multiplier 213 receives a value of the sequence T_i stored in the memory 202 through the delay cell 212 and the multiplier 213 receives the value of the error signal E stored in the register 205. The delay cell 212 introduces a delay between the output of the multiplier 207 for the calculation of the value of the sequence FT_i and the input to the multiplier 213 for the derivation of the updating amount associated to C_k . The introduced delay is to compensate for the time-lag between the derivation of the values of the filtered training sequence FT_i and the error signal E on the one hand, and the derivation of the updating amounts for the coefficients used for the derivation of the training sequence FT_i on the other hand. The multiplier 213 calculates the product of the two received values and supplies the product to the multiplier 211 for deriving the updating amount. The current value of the coefficient C_k currently stored in the memory 201 is supplied to the adder 214, which also receives the updating amount from the multiplier 211. The adder 214 derives the adjusted value of the coefficient C_k by adding the updating amount to the current value of the coefficient C_k . The adjusted value is then loaded in the memory 201 for replacing the current value of the coefficient C_k . This third embodiment of the circuit 200 allows to derive simultaneously a value of the filtered training sequence and to update a coefficient C_k . This embodiment of the circuit 200 allows a faster process of the training sequence T_i than the embodiments shown in the previous Figures.

In a fourth functional embodiment of the circuit 200, the updating amount, regarding its dependency on the error signal E , only depends on the sign of the signal E . The updating amount, in this fourth embodiment, does not depend on the magnitude of the error signal E . In this embodiment, the multiplier 213 of the third embodiment of Fig. 5 may be replaced by a unit that multiplies the value of the sequence T_i by a binary signal representing the polarity of the value of the error signal E stored in the register 205. For example, this unit multiplies the digitized value of the sequence T_i by +1 when the value of the signal E is positive or null. The unit multiplies the digitized value of the sequence T_i by -1 when the value of the signal E is negative. Thus, the embodiment of Fig. 5 allows a fast processing of the training sequence T_i .

Fig. 6 is a diagram of another embodiment of the device 10. In this embodiment of the invention, the device 10 compensates for both highly dynamic channel impairments and static impairments. In this embodiment, the maximum multipath delay of dynamic impairments is substantially less than that of the static impairments for which the device 10 must compensate. In a digital filter, the first cells compensate for short delays

impairments. Thus, a filter 100 of the device 10 comprises several first tap cells TAP1,..., TAPj-1 that compensate for dynamic distortions, hereafter referred to as dynamic tap cells. The filter 100 also comprises tap cells TAPj,..., TAPm that compensate for static distortions, hereafter referred to as static tap cells. The static cells TAPj,..., TAPm compensate for
 5 impairments with longer delays. Dynamic channel distortions can vary substantially between transmissions of two successive training sequences. Updating the coefficients of the dynamic tap cells TAP1,..., TAPj-1 using a trained equalization is therefore not adequate to compensate for these dynamic distortions. The dynamic coefficients C1,..., Cj-1 need to be updated in real time.

10 A set Si, composed of a training sequence Ti and a subsequent data sequence Di, is supplied to the device 10. This set Si has been subjected, while transmitted to the device 10, to dynamic and static distortions. The filter 100 filters the set Si and creates the output signal Sout.

Adaptation of the dynamic coefficients C1,..., Cj-1 must be performed from
 15 the data sequence Di in real time. The coefficients C1,..., Cj-1 may be updated according to a "blind mode". In "blind mode", a filter error signal Ef is derived from statistical properties of the signal Sout and the coefficients TAP1,..., TAPj-1 are iteratively updated in order to minimize this error signal Ef. The derivation of the signal Ef from the signal Sout is not shown in Fig. 6. Each respective one of the dynamic cells TAP1,..., TAPj-1 comprises a
 20 respective coefficient adaptation unit UD1,..., UDj-1. Each respective unit UD1,..., UDj-1 allows the calculation of an adjusted value of the corresponding coefficient C1,..., Cj-1 from the value of the filter error signal Ef and the value of the sequence Di currently stored in the respective register REGD1,..., REGDj-1. Updating of the dynamic coefficients is performed continuously during filtering of the sequence Di.

25 Adaptation of the static coefficients Cj,..., Cm is performed in the coefficient updating circuit 200 as described in a previous paragraph. The entire set of coefficients C1,..., Cm is stored in the memory 201. Once the sequence Ti is received, values of the dynamic coefficients currently stored in the registers REGC1,..., REGCj-1 of the filter 100 are stored in the memory 201. During processing of the sequence Ti by the circuit 200, the
 30 values of the dynamic coefficients C1,..., Cj-1 stored in the memory 201 are not modified and kept as stored at the starting of the process of the training sequence Ti. However, the values of the static coefficients Cj,..., Cm stored in the memory 201 are adjusted during the processing of the sequence Ti by the circuit 200 as explained previously. The values of the updated static coefficients obtained at the end of the processing of the training sequence may

be transmitted to the filter 100 when filtering of the sequence D_i is terminated and before filtering of a next data sequence.

In another embodiment of the invention, the entire set of static and dynamic coefficients C_1, \dots, C_m is in a first stage entirely updated by means of the circuit 200 so that
5 all the coefficients are compensated for static distortions. Then in a second stage, the dynamic coefficients C_1, \dots, C_{j-1} are updated in real time to compensate for dynamic distortions.

It is also within the scope of the invention to consider a device 10 comprising a filtering circuit 100 composed of a finite impulse FE filter operating in forward mode and a
10 DFE filter operating in feedback mode. Fig. 7 is a functional embodiment of such a device 10. The FE filter receives the set S_i and creates an output signal S_{out1} . The DFE filter receives an input signal S_{in2} and creates an output signal S_{out2} . The output signal S_{out} of the filtering circuit 100 is the sum of the output signal S_{out2} of the DFE filter and of the output signal S_{out1} of the FE filter. The sum is calculated in an adder 110. The filtering
15 circuit 100 comprises a level slicer 120 for creating a signal S_{in1} from the signal S_{out} . In the slicer 120, the signal S_{out} is quantized, resulting in the signal S_{in1} , which can take a finite number of discrete values. The circuit 200 also comprises a memory 140 for storing the original training sequence. A multiplexer 130 supplies the DFE filter with the signal S_{in2} , which is either the training sequence stored in the memory 140 or the signal S_{in1} .

20 When receiving the set S_i , the FE filter first receives the training sequence T_i , followed by the data sequence D_i . While the FE is filtering the training sequence T_i , the original training sequence stored in the memory 140 is supplied through the multiplexer 130 to the DFE filter. Indeed, a filtering circuit 100 ideally removes all distortions from the sequence S_i . If the circuit 100 totally removes distortions from the training sequence T_i , the
25 result of filtering is the original training sequence. When the FE filter actually starts filtering the data sequence D_i , the multiplexer 130 supplies the DFE filter with the signal S_{in1} .

The device 10 of Fig. 7 also comprises a coefficient updating circuit 200. The circuit 200 comprises the coefficient memory 201, the data memory 202, the multiplier 207, the adder 208, the register 204, the error calculator 206, the register 205, the delay cell 212,
30 the multiplier 211 and the adder 214 as previously described. The coefficient memory 201 stores values of the coefficients of the FE filter and values of the coefficients of the DFE filter.

The circuit 200 further comprises a DFE filter input data memory 218 for storing values of the signal S_{in2} . The circuit 200 comprises a slicer 217 for creating values of

the input signal Sin1 from values of the output signal Sout stored in the register 204. These values of the signal Sin1 are supplied to the memory 218 through a multiplexer 216. The memory 218 also stores values of the original training sequence supplied from the memory 203 through the multiplexer 216. A multiplexer 219 provides both the multiplier 207 and the delay cell 212 with a value of the training sequence T_i stored in the memory 202 or with a value of the signal Sin2 stored in the memory 218.

A value of the output signal Sout is a sum of a value of the output signal Sout1 and the output signal Sout2. A value of the signal Sout1 is calculated from the values of the coefficients of the FE filter stored in the memory 201 and from values of the sequence T_i stored in the memory 202. This value of the signal Sout1 is calculated by means of the multiplier 207, the adder 208 and the register 204 as explained in a previous paragraph. Then, a value of the signal Sout2 is calculated from the values of the coefficients of the DFE filter stored in the memory 201 and values of the signal Sin2 stored in the memory 218. The value of the signal Sout2 is derived by means of the multiplier 207, the adder 208 and the register 204 in a similar manner as explained before and with the register 204 initially loaded with the derived value of the signal Sout1. Then at the end of the calculations, the value of the output signal Sout may be retrieved from the register 204.

The error signal E is derived by the error calculator 206 and stored in the register 205.

The coefficients of the filtering circuit 100 stored in the memory 201 are updated by means of the delay cell 212, the multiplier 213, the multiplier 211 and the adder 214 in a similar manner as explained in a previous paragraph. When a specific coefficient of the DFE filter is updated, the multiplexer 219 provides the delay cell 212 with a value of the signal Sin2 stored in the memory 218. When a specific coefficient of the FE filter is updated, the multiplexer 219 provides the delay cell 212 with a value of the sequence T_i stored in the memory 202.

Fig. 8 is a preferred embodiment of a device 10 of the invention. In this preferred embodiment, the device 10 comprises a filter 100 that, itself, comprises several finite impulse response (FIR) filter groups. In Fig. 8 three filters 160, 162 and 164 are shown. These filters 160, 162 and 164 are placed in series. The filter 100 also comprises configurable data delay cells 166 and 168 that are placed between two consecutive FIR filters 160, 162, 164. Thus, the cell 166 is located between the FIR filters 160 and 162. The cell 168 is located between the FIR filters 162 and the next consecutive FIR filter. Such an embodiment of the filter 100 is described in the US patent 4,782,458. Such a filter 10 is used to compensate for

static and quasi-static multipath echoes of the communication channel. The filters 160, 162 and 164 compensate for different multipath echoes, each of the echoes having a respective delay. The delay cells 166 and 168 introduce the respective delays delay1 and delay 2 in the filtering path between the FIR filters 160, 162 and 164. Rather than using a full length
5 adaptive filter as shown previously, for the entire range of echo delays that can be expected, the filter 10 comprises the FIR filters 160, 162 and 164 with configurable data delay cells 166 and 168 between two successive FIR filters.

The device 10 of Fig. 8 further comprises a coefficient updating circuit 200. In this embodiment, the circuit 200 comprises a DSP unit for deriving the optimum values of the
10 filtering coefficients as explained before. The circuit 200 also comprises the coefficient memory 201 and the input data memory 202, both described in previous embodiments. The circuit 200 of the embodiment of Fig. 8 comprises in addition to the circuit 200 of the embodiment of Fig. 3, a data delay calculator 220. The coefficient memory 201 stores values of coefficients of the filter 100 as if the filter 100 was a full length filter and not a series of
15 FIR filters. Thus the coefficients stored in the memory 201 cover the total length of the filter 100. Because of the nature of the echoes in the communication channel, some coefficients stored in the memory 201 will have a very small value or will be zero. The delay calculator 220 allows to calculate the respective delays delay1, delay2 introduced by the respective delay cells 166 and 168. The calculator 220 derives these delays from the values of the
20 coefficients stored in the memory 201. The coefficients stored in the memory 201 that correspond to the long-delays echoes of interest, which are the coefficients of the FIR filters 160, 162 and 164, are those having nonzero values above a minimum threshold. These coefficients are easily identified by the calculator 220 and their positions are immediately known. Their positions can then be used to determine the filters delays of the cells 166 and
25 168. The delays may be determined by counting the number of coefficients having values beneath the threshold between the sets of determined coefficients of two successive FIR filters 160, 162 or 164.

It is to be noted that, with respect to the described method, modifications or improvements may be proposed without departing from the scope of the invention. For
30 instance, it is clear that this processing method may be implemented in several manners, such as by means of wired electronic circuits or, alternatively, by means of a set of instructions stored in a computer-readable medium, said instructions replacing at least a part of said circuits and being executable under the control of a computer or a digital processor in order to carry out the same functions as fulfilled in said replaced circuits.

CLAIMS:

1. A method of processing subsequent sets of data (S_i), each respective one of the sets comprising a respective data sequence (D_i), and at least a first one of the sets also comprising a training sequence (T_i), the method comprising:
 - filtering the data sequence (D_1) of the first set (S_1) using a filter (100) having adjustable
5 filtering coefficients (C_i);
 - while filtering the data sequence (D_1), processing the training sequence (T_1) for deriving an optimum value for a specific one of the filtering coefficients;
 - replacing a previous value of the specific filtering coefficient with the derived optimum value before filtering of another sequence of data (D_2).
- 10 2. A method of processing of Claim 1 comprising equalizing the training sequence (T_i) using an equalizer having adjustable equalizing coefficients (C_i), the optimum value being a value, at the end of the equalization, of an equalizing coefficient with a same position as the specific filtering coefficient.
- 15 3. A method of processing of Claim 2, wherein an equalizing coefficient is adjusted using an update amount being a product of a first value of the training sequence and a second value of an error signal, the error signal representing a discrepancy between a signal resulting from the filtering of the training sequence by the equalizer and a reference training
20 sequence known by the equalizer.
4. The method of Claim 1, wherein at least one filtering coefficient is modified from a blind equalization of the data sequence.
- 25 5. A processing device (10) for processing subsequent sets of data, each respective one of the sets comprising a respective data sequence, and at least a first one of the sets comprising a training sequence, the processing device comprising:
 - a filter (100) having adjustable filtering coefficients;
 - an updating circuit (200)

for processing the training sequence (T1) of the first set (S1), while the filtering circuit (100) filters the data sequence (D1) of the first set, and deriving an optimum value of at least a specific one of the filtering coefficients (Ci),

for supplying the filter (100) with the optimum value before filtering of
5 another data sequence (D2).

6. A processing device of Claim 5, wherein the filter comprises:

- a forward equalizer (FE);
- a decision feedback equalizer (DFE).

10

7. The processing device of Claim 5, wherein the updating circuit (200) comprises an equalizer having adjustable equalizing coefficients for equalizing the training sequence, the optimum value being a value, at the end of the coefficient, of an equalizing coefficient with same position as the specific coefficient.

15

8. The processing device of Claim 5, wherein the updating circuit comprises:

- an equalizer having adjustable equalizing coefficients for equalizing the training sequence resulting in a equalized training sequence;
- a first memory unit (202) for storing values of the training sequence;
- 20 • a second memory (201) for storing values of the equalizing coefficients;
- an error calculator (206) for deriving an error sequence from the equalized training sequence and a reference training sequence known to the updating circuit;
- a calculator for deriving the optimum value using an updating amount as a product of a first value of the training sequence, a second value of an adaptation parameter and a third
25 value of the error sequence.

9. The Processing device of Claim 7, wherein the equalizer comprises:

- a multiplier (207) for multiplying, during the prescribed period, each respective value of the equalization coefficients with a respective value of the training sequence;
- 30 • an accumulator for accumulating a sum of the products derived by the multiplier.

10. The processing device of Claim 5, wherein the filter modifies at least a specific one of the coefficient by performing a blind equalization of the data sequence.

11. The processing device of Claim 5, wherein the filter comprises:

- a plurality of finite impulse response filters (160, 162, 164) connected in series;
 - at least one configurable delay cell (166) respectively located between two respective
- 5 successive finite impulse response filters for introducing a respective delay between the respective finite impulse response filters.

12. The processing device of Claim 11, wherein the updating circuit comprises:

- a digital signal processing unit (DSP) for deriving respective optimum values of the
- 10 filtering coefficients;
- a delay calculator (220) for determining the delays from the derived optimum values.

1/6




FIG. 1




FIG. 2

2/6




FIG. 3

3/6




FIG. 4

200





FIG. 5

200

4/6



10

FIG. 6




FIG. 7

6/6




FIG. 8

INTERNATIONAL SEARCH REPORT

International Application No
PCT/EP 01/05804

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H04L25/03 H04N5/21		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 H04L H04N		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, WPI Data, PAJ, INSPEC, COMPENDEX, IBM-TDB		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 297 166 A (BATRUNI ROY G) 22 March 1994 (1994-03-22) abstract; claim 1; figure 6 column 2, line 59 - column 3, line 22 column 3, line 57 - column 4, line 49 column 5, line 49 - line 67 column 7, line 31 - line 34 column 8, line 10 - line 44 ---	1-10
X	US 5 602 602 A (HULYALKAR SAMIR N) 11 February 1997 (1997-02-11) abstract; figure 8 column 5, line 8 - line 25 column 7, line 24 - line 42 column 7, line 61 - column 8, line 6 column 8, line 27 - line 67 --- -/--	1-10
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.		
* Special categories of cited documents : <div style="display: flex; justify-content: space-between;"> <div style="width: 48%;"> <p>*A* document defining the general state of the art which is not considered to be of particular relevance</p> <p>*E* earlier document but published on or after the international filing date</p> <p>*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>*O* document referring to an oral disclosure, use, exhibition or other means</p> <p>*P* document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 48%;"> <p>*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>*Z* document member of the same patent family</p> </div> </div>		
Date of the actual completion of the international search 27 November 2001		Date of mailing of the international search report 04/12/2001
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer Binger, B

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 01/05804

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P, X	EP 1 014 635 A (THOMSON CONSUMER ELECTRONICS) 28 June 2000 (2000-06-28) abstract paragraphs '0005!', '0006!', '0024!'-'0027!', '0030!', '0033! -----	1-10
X	US 5 841 484 A (HULYALKAR SAMIR N ET AL) 24 November 1998 (1998-11-24) abstract; claims 1,5 -----	1-10

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 01/05804

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5297166	A	22-03-1994	NONE	
US 5602602	A	11-02-1997	US 5512957 A	30-04-1996
			US 5452015 A	19-09-1995
			US 5745187 A	28-04-1998
			US 5841484 A	24-11-1998
			DE 69519770 D1	08-02-2001
			DE 69519770 T2	30-08-2001
			EP 0693243 A1	24-01-1996
			WO 9522864 A2	24-08-1995
			JP 8509113 T	24-09-1996
EP 1014635	A	28-06-2000	CN 1258166 A	28-06-2000
			EP 1014635 A2	28-06-2000
			JP 2000228641 A	15-08-2000
US 5841484	A	24-11-1998	US 5512957 A	30-04-1996
			US 5452015 A	19-09-1995
			US 5602602 A	11-02-1997
			US 5745187 A	28-04-1998
			DE 69519770 D1	08-02-2001
			DE 69519770 T2	30-08-2001
			EP 0693243 A1	24-01-1996
			WO 9522864 A2	24-08-1995
			JP 8509113 T	24-09-1996